View NTE859_1291348.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

NTE859/NTE859SM Integrated Circuit Quad, Low Noise, JFET Input Operational Amplifier
Description: The NTE859 (14-Lead DIP) and NTE859SM (SOIC-14 Surface Mount) JFET-input operational amplifiers are low noise amplifiers with low noise input bias, offset currents, and fast slew rate. The low harmonic distortion and low noise make these devices ideally suited as amplifiers for high-fidelity and audio preamplifier applications. Each amplifier features JFET-inputs (for high input impedance) coupled with bipolar output stages all integrated on a single monolithic chip. Features: D Low Power Consumption D Wide Common-Mode and Differential Voltage Ranges D Low Input Bias and Offset Currents D Output Short-Circuit Protection D Low Total Harmonic Distortion: 0.003% Typ D Low Noise: Vn = 18nVHZ Typ D High Input Impedance: JFET-Input Stage D Internal Frequency Compensation D Latch-Up Free Operation D High Slew Rate: 13V/s Typ Absolute Maximum Ratings: (TA = 0 to +70C unless otherwise specified) Supply Voltage (Note 1), VCC(+) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18V Supply Voltage (Note1), VCC(-) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -18V Differential Input Voltage (Note 2), VID . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30V Input Voltage Range (Note 1, Note 3),VIDR . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15V Duration of Output Short Circuit (Note 4),tS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Unlimited Power Dissipation (TA = +25C), PD . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 680mW Derate Above 25C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10mW/C Operating Ambient Temperature Range, TA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0 to +70C Storage Temperature Range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -65 to +150C Lead Temperature (During Soldering, 1/16" from Case for 10sec), TL . . . . . . . . . . . . . . . . . . +260C Note 1. All voltage values, except differential voltages, are with reapect to the midpoint between VCC(+) and VCC(-). Note 2. Differential voltages are at the non-inverting input pin with respect to the inverting pin. Note 3. The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15V, whichever is less. Note 4. The output may be shorted to GND or to either supply. Temperature and/or supply voltages must be limited to ensure that the dissipation rating is not exceeded.
Electrical Characteristics: (VCC = 15V, TA = 0 to+70C unless otherwise specified)
Parameter Input Offset Voltage Symbol VIO VIO IIO IIB VICR VOM Test Conditions VO = 0, RS = 50 VO = 0, RS = 50 VO = 0, Note 6 VO = 0, Note 6 TA = +25C RL = 10k, TA = +25C RL = 10k RL = 2k Large-Signal Differential Voltage Amplification Unity-Gain Bandwidth Input Resistance Common-Mode Rejection Ratio SupplyVoltage Rejection Ratio (VCC/VIO) Supply Current (Per Amplifier) Crosstalk Attenuation AVD B1 ri CMRR kSVR ICC VO = 10V, RL 2k TA = +25C TA = +25C VIC = VICRmin, VO = 0, RS = 50, TA = +25C VCC = 15V to 9V, VO = 0, RS = 50, TA = +25C No Load, VO = 0, TA = +25C TA = +25C TA = +25C TA = +25C TA = +25C Min - - Temperature Coefficient of Input Offset Voltage Input Offset Current - - - Input Bias Current - - Common-Mode Input Voltage Range Maximum Peak Output Voltage Range 11 12 12 10 25 15 - - 70 70 - - Typ 3 - 10 5 - 30 - 12 13.5 - 12 200 - 3 1012 86 86 1.4 120 Max 10 13 - 100 2 200 7 - - - - - - - - - - 2.5 - Unit mV mV V/C pA nA pA nA V V V V V/mV V/mV MHz dB dB mA dB
Vo1/Vo2 AVD = 100, TA = +25C
Note 5. All characteristics are measured under open-loop conditions with zero common-mode voltage unless otherwise specified. Note 6. Input bias currents of a FET-input operational amplifier are normal junction reverse currents, which are temperature sensitive. Pulse techniques must be used that will maintain the junction temperatures as close to the ambient temperature as is possible.
Operating Characteristics: (VCC = 15V, TA = +25C unless otherwise specified)
Parameter Slew Rate at Unity Gain Rise Time Overshoot Factor Symbol SR tr Vn In THD Test Conditions Min 8 - - Equivalent Input Noise Voltage RS = 100 f = 1kHz f = 10Hz to 10kHz Equivalent Input Noise Current Total Harmonic Distortion RS = 100, f = 1kHz VO(rms)= 10V, RS 1k, RL 2k, f = 1kHz - - - - Typ 13 0.1 10 18 4 0.01 0.003 Max - - - - - - - Unit V/s s % nV/Hz V pA/Hz %
VI = 10V, RL = 2k, CL = 100pF VI = 10V, RL = 2k, CL = 100pF
Pin Connection Diagram
Output 1 Invert Input 1 Non-Invert Input 1 VCC (+) Non-Invert Input 2 Invert Input 2 Output 2
1 2 3 4 5 6 7
14 Output 3 13 Invert Input 3 12 Nojn-Invert Input 3 11 VCC (-) 10 Non-Invert Input 4 9 8 Invert Input 4 Output 4
NTE859 (14-Lead DIP)
14 8
1
7
.785 (19.95) Max .200 (5.08) Max
.300 (7.62)
.100 (2.45) .600 (15.24)
.099 (2.5) Min
NTE859SM (SOIC-14)
.340 (8.64)
14
8 .154 (3.91)
.236 (5.99)
1
7
.050 (1.27)
016 (.406)
.198 (5.03)
061 (1.53)
.006 (.152) NOTE: Pin1 on Beveled Edge

▲Up To Search▲

Price & Availability of NTE859

	To Download NTE859 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .